Free space optical communication systems with extremely high detector sensitivities are attractive for various applications with low size, weight and power requirements. For these practical systems, integrated hardware elements with small form factor are needed. Here, we demonstrate a communication link using a CMOS integrated micro-LED and array of single-photon avalanche diodes. These integrated systems provide a data rate of 100 Mb/s at a sensitivity of −55.2 dBm, corresponding to 7.5 detected photons per bit.
Introduction
Intensity modulated optical communication has been shown to provide multi-Gb/s data rates over free space [1] , and is expected to be part of the next generation of wireless communication systems [2] . Additionally, high sensitivity receivers and optimised transmission schemes enable data transmission with very low levels of received power [3] [4] [5] . Typically, high data rate and high sensitivity experimental demonstrations are performed using large, complex or high power consumption equipment, such as arbitrary waveform generators, CW lasers with external modulators and superconducting cryogenic receivers. Further encoding and decoding complexity is introduced when high order modulation schemes and multiplexing techniques are employed [1] . These transmitter and receiver hardware requirements can be problematic for deployment in application areas where low size, weight and power (SWaP) systems are desirable.
Recently, single-photon avalanche diodes (SPADs) have attracted interest for high sensitivity optical communications [6] . A SPAD is a silicon device which produces electrical pulses on detection of a single photon, followed by a "dead time", in which it is insensitive to incoming light. By fabricating arrays of SPADs and combining the outputs in either a digital or analog fashion, high dynamic range optical receivers can be produced [7] [8] [9] . As SPAD fabrication is compatible with current silicon complementary metal-oxidesemiconductor (CMOS) technology, highly integrated receiver systems can be developed, with significant signal processing performed on-chip [10, 11] . The single-photon nature of these receivers allows exceptionally high sensitivity levels to be reached, moving closer to the standard quantum limit (SQL) than more conventional avalanche photodiodes (APDs) can reach [11] . The SQL is determined by the Poissonian nature of photon detection, and gives the minimum number of photons required to achieve a given BER [12, 13] . When considering specific data rates and photon wavelengths, this gives a limit on receiver sensitivity, usually quoted in dBm. At 100 Mb/s, with 635 nm light, sensitivities as low as −51.6 dBm have been demonstrated, 18.5 dB from the SQL of −70.1 dBm [12] . Gallium nitride micro-LEDs have been shown to have high modulation bandwidths, enabling Gb/s data rate communications when combined with high order modulation schemes [1] . Additionally, micro-LEDs can be fabricated in high-density array format and bump-bonded to CMOS control electronics, providing compact, integrated devices with a digital interface [14] . The high degree of spatial and temporal control over the optical emission of these devices, without the need for a digital-to-analog converter, makes them attractive as transmitters for optical communications [15, 16] .
Here, we present an optical communication link implemented with a CMOS controlled micro-LED transmitter and a SPAD array receiver. As both transmitter and receiver are realised with integrated electronic systems, the dependence on large, powerhungry hardware is lifted. With a simple transmission scheme, data rates of 50 and 100 Mb/s are demonstrated with sensitivities of −60.5 and −55.2 dBm respectively. In addition, the combined power consumption of the current, unoptimised system is less than 5.5 W, demonstrating that these compact, digitallyinterfaced devices can provide high performance optical communication links on strict SWaP budgets.
Methods
The data transmission scheme employed here is returnto-zero (RZ) on-off keying (OOK). The implementation of this scheme is simple, as the transmitter modulates between two output intensity levels, and the receiver can decode the stream with a single threshold. Despite the higher modulation bandwidth requirements, RZ transmission was chosen over non-return to zero (NRZ) as it has been show to improve bit error ratio (BER) performance in SPAD based systems by reducing inter-symbol interference (ISI) [12] . In NRZ transmission, the timing jitter of photon detection events can cause an overflow into the next bit period. However, in RZ transmission, there is an interval prior to transmission of each bit in which no photons are sent, reducing the probability that detection events overflow. The experimental arrangement is shown schematically in Figure 1 , and was operated in a dark laboratory. The optical transmitter used is a single, 99 × 99 µm 2 pixel from a 16 × 16 array chip of microLEDs, emitting at 450 nm. The fabrication details and characterisation of similar devices are reported in reference [15] . The micro-LED array is bonded to CMOS control electronics, enabling individual control of the driving conditions for each pixel. This approach provides a mm-scale device containing optical emission elements and control electronics. The device is housed on an evaluation printed circuit board (PCB) where a field-programmable gate array (FPGA) (Opal Kelly XEM3010) provides control signals and electrical power.
The CMOS drive electronics were designed with a mode that allows short pulse generation from the LEDs, where the falling edge of an input logic signal triggers a short electrical driving signal [14] . A pseudorandom bit sequence (PRBS) can be adjusted to provide this trigger signal by operating at a 50% duty cycle. The resulting sequence is loaded on to a separate FPGA (Opal Kelly XEM6310), which provides the trigger signal to the micro-LED board at the desired data rate. The optical emission from the micro-LED, captured with an APD (Hamamatsu C5658) is shown in Figure 2 , along with the data stream and trigger signals. The full width at half maximum of the optical pulse is 3 ns wide. In the following experiments, data rates of 50 and 100 Mb/s are used, resulting in RZ-OOK duty cycles of 15% and 30%, and emitted average power of 1.62 µW and 3.56 µW, respectively. The higher value at 100 Mb/s is a result of the pulse frequency being doubled, and the pulses not having time to fully relax back to no emission. There is a half bit period delay introduced by the falling edge triggering mechanism, however, this is easily accounted for during the decoding process. For data transmission, the optical signal is collimated with a lens (Thorlabs C220TME-A) and transmitted over a lab bench distance of 0.5 m. A graded neutral density (ND) filter wheel (Thorlabs NDC-50C-4M-A) is used in the optical path to control the attenuation of the signal reaching the receiver. A collection lens (Thorlabs ACL4532U) focuses the light onto the active area of the optical receiver.
The SPAD array receiver consists of 64 × 64 SPADs on a 21 µm pitch, with a fill factor of F f ill = 43% [9] .
Including the surrounding electronics, the chip is 2.6 × 2.8 mm 2 , and packaged to interface with a PCB. A further FPGA (Opal Kelly XEM6310) provides control signals and power to the chip, and an external 15 V bias is applied to the SPAD pixels. The individual pixels have a photon detection probability (PDP) of η P DP = 26% at 450 nm [17] , a measured dark count rate of 350 Hz and a dead time of 20 ns. The output of the SPADs is combined using XOR trees and ripple counters so the device is operated as a digital silicon photomultiplier (dSiPM), with a single output of photon counts at a given sample rate [10, 18] . For the experiments here, a 32 × 32 subset of the array was set as active, in order to reduce the total dark count level while still enabling a large dynamic range. Additionally, an ND filter with 3% transmittance was placed infront of the active area to reduce background counts from stray light around the system.
The photon count signal from the chip is read out from low voltage differential signaling (LVDS) pads using a differential probe and oscilloscope. Using the FPGA interface, the array was set to output the number of received photons at a rate of 200 MHz, with a range of 0-31 photon counts. The analog voltage signal from the LVDS pads was captured by the oscilloscope, resampled and digitized to recover a photon count signal. To decode the bit stream, photon counts are integrated over the bit period and compared to a threshold value.
As the output from the receiver is a number of photons at a given sample rate, the detected photons per second (Φ det ) is readily obtained from the oscilloscope trace. Incident photons per second (Φ inc ) can then be calculated according to:
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Here, N is the number of active SPADs, τ d is the dead time of a single SPAD, and η P DE is the photon detection efficiency of the array, given by η P DE = η P DP F f ill . Incident optical power P inc is then given by:
where E ph is the energy of a 450 nm photon.
Results & Discussion
To asses the BER performance of the communication link, the PRBS of 2 15 bits was repeatedly transmitted until over 10 6 bits were received. Experiments were performed at 50 and 100 Mb/s, for various incident power levels, producing the BER curves in Figure  3 . A target BER threshold of 2 × 10 −3 is plotted for reference, as this is sufficient for forward error correction (FEC) codes to achieve an output BER of 1 × 10 −9 [19] . The signal properties at the FEC threshold are summarized in Table 1 . An incident optical power of 0.9 and 3.0 nW is required for 50 and 100 Mb/s respectively, corresponding to sensitivities of −60.5 and −55.2 dBm. At 50 Mb/s with 450 nm photons and a target BER of 2 × 10 −3 , the attained sensitivity of the system is 11.1 dB away from the SQL of −71.6 dBm. The 26% PDP and 43% fill factor accounts for 9.5 dB of the difference, with the remainder attributed to the effects of background and dark counts. This can be seen in Figure 4a , which shows the experimental probability distributions of photon counts for transmission of a binary "0" and "1" at the FEC threshold for 50 Mb/s. Both closely follow a Poisson distribution around their mean, and can be readily distinguished by applying a decision threshold to identify the transmitted bit. The non-zero count levels for transmission of a "0" push the threshold requirements to higher levels, increasing the power requirements above the SQL. Nevertheless, an average of only 4.6 detected photons is required to achieve the FEC threshold. Accounting for PDP and fill factor with Equation 1, this corresponds to 41 incident photons per bit. For 100 Mb/s, the attained sensitivity is 13.4 dB from the SQL of −68.6 dBm. It would be expected to remain the same distance as for 50 Mb/s, as the photon counts per bit should remain the same, however the distance is increased due to ISI. Figure 4b shows the probability distribution of counts for 100 Mb/s. Here it can be seen that the "0" level distribution is no longer Poissonian. In fact, it is the average of two Table 1 : Received optical power (P ) at the FEC threshold for 50 and 100 Mb/s, with corresponding sensitivity (S), distance to the SQL (D), average detected photons per bit (φ det ) and average incident photons per bit (φ inc ). Poisson distributions, associated with whether the previous transmitted bit was "0" or "1". If the previous bit is "1", some photons from the LED pulse trail into the next bit, due to the longer tail of emission seen in Figure 2 . This pushes the decision threshold to a higher level, increasing the requirement on incident power for distinguishing a "1" from a "0". This is a limitation from the pulse performance of the micro-LED, and may be lifted with devices operating with shorter pulse widths. Despite this limitation, only 7.5 detected photons are required per bit to reach the FEC threshold, corresponding to 68 incident photons per bit. Reference [11] provides a useful review of state-ofthe-art high sensitivity SPAD receivers. The work presents an integrated SPAD receiver system with sensitivities of −51.2 and −46.3 dBm for 50 and 100 Mb/s with a BER of 2 × 10 −3 . Sensitivities of −46.2 and −43.8 dBm for 150 and 200 Mb/s respectively are shown for a higher BER of 6.5 × 10 −3 . In both cases a 635 nm laser with external modulator was used as the optical transmitter. Our work shows a sensitivity improvement of 14.3 and 11.4 dB respectively over the lower data rates at a wavelength of 450 nm, where the SQL is also higher due to the higher photon energy. While we are currently unable to reach data rates above 100 Mb/s due to limited FPGA output rates and micro-LED pulse widths, related work with the same receiver and a laser diode transmitter shows the same trend in sensitivity enhancement [9] .
Both transmitter and receiver used here are mmsize, chip-scale devices housing LEDs, drive electronics, photodetector arrays and receiver electronics. The current system houses these chips in ceramic packages connected to evaluation PCBs, which are 13×18.5 cm 2 and 12.5 × 20.5 cm 2 for transmitter and receiver respectively. While this hardware is already at a PCB level and relatively compact, many parts of the evaluation boards would be unused in a final application, allowing transceiver systems to be developed on the scale of a few square centimeters.
The electrical power for the system is drawn by four elements: the data FPGA, LED control FPGA, receiver FPGA and receiver bias. Power for the micro-LED emitter and CMOS control electronics is drawn through the LED control FPGA. The SPAD photodetectors are powered through the additional receiver bias, while the surrounding electronics draw power through the receiver FPGA. The power consumption of the system is summarized in Table 2 , with the total transmitter and receiver combined consuming 5.48 W. The current arrangement has not been optimised for power consumption, so this can be considered an upper ceiling on the requirements. Power requirements can be readily reduced by streamlining the FPGA configurations, combining the data and control boards, and moving to application-specific integrated circuits (ASICs). Estimating from the CW performance of similar devices in reference [15] , the micro-LED pixels show a low-current, wall-plug efficiency of around 1-2%. With an emitted optical power of 1.62 µW, this indicates that the power consumption of the LED control FPGA is not dominated by the optical emitter. Additionally, the SPAD receiver consumes 115 mW when considered without the FPGA [9] . Furthermore, many application areas may already be employing FPGAs or on-board computer systems which could be used to produce and process the digital signals, meaning only the LED and receiver hardware consume additional power. 
Conclusion
In conclusion, a communication link with data rates at 100 Mb/s has been demonstrated with a sensitivity of −55.2 dBm, 13.42 dB from the SQL. This link was achieved using a highly integrated transmitter and receiver with low form factor control electronics. While the decoding was performed offline, utilising a highspeed oscilloscope, the digital nature of the system will enable full decoding using digital electronics in the future. Additionally, the receiver can operate at higher output frequencies and count ranges, however, the signal becomes increasingly analog, and the decoding method could not reliably convert the oscilloscope voltage trace back to integer photon counts. A future system which directly acquires a digital signal through the receiver FPGA will bypass the need for this conversion and greatly increase the dynamic range of the receiver. Furthermore, the CMOS controlled micro-LED arrays have been demonstrated for multi-level communications, which could exploit this enhanced dynamic range to enable higher data rates with only minor adjustments to FPGA configurations [16] .
The small form factor, lack of complex hardware, simple transmission scheme and low power consumption enables high data rate, high sensitivity data communications on a low SWaP budget. An optimised version of the hardware used here could be employed in low SWaP applications, without strongly affecting payload capabilities or power systems.
The underlying data for this work is available at: http://dx.doi.org/10.15129/ fe315481-2a4a-4b84-a8ea-b239ddf27074
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